Arasan Chip Systems Introduces First Sureboot™ 16-Bit xSPI + PSRAM IP Solution in the Industry

Arasan Chip Systems Unveils Trailblazing Sureboot™ 16-Bit xSPI + PSRAM IP Solution



Arasan Chip Systems, a leading provider of IP for mobile and automotive SoCs, has announced a significant advancement in the semiconductor industry with the introduction of its Sureboot™ Total 16-bit xSPI + PSRAM IP solution. This innovative product stands out as the first of its kind, designed to seamlessly support the latest Xccela™ PSRAM and LVpSRAM™ from AP Memory.

A New Era in Memory Technology


The Sureboot™ Total 16-bit xSPI + PSRAM IP encompasses essential components, including a controller IP, integrated PHY IP, and a comprehensive software stack. This setup provides a robust and energy-efficient memory interface tailored for next-generation SoC designs. It effectively doubles the standard throughput by utilizing dual 8-bit data channels to transmit 32 bits in every 266 MHz clock cycle and supports both 1.2V and 1.8V components, ensuring versatility across various applications.

Jerry Hsueh, Senior Vice President at AP Memory, remarked, "Arasan and AP Memory have collaborated with numerous clients over the years. We are thrilled that Arasan's latest PSRAM IP solution supports our new line of PSRAM chips, including the LVpSRAM."

The IP follows the JEDEC JESD251C specification and is backward compatible with existing Octal, Quad, and Dual-SPI standards, allowing it to function seamlessly with both modern and legacy devices. Notably, the integration of direct boot into SPI mode facilitates immediate memory access, significantly simplifying system integration processes.

Robust Features for Enhanced Performance


The Arasan Sureboot™ 16-Bit xSPI PSRAM IP serves as a high-performance memory interface crafted for superior speed and operational flexibility. Its low latency and maximum throughput are optimized for Xccela™ and LVpSRAM™, contributing to enhanced processing capabilities in mobile and automotive fields.

Key Features of the Arasan Total IP Solution:


1. Sureboot™ 16-bit xSPI PSRAM Controller: A performance-oriented controller specifically optimized for AP Memory's Xccela™ and LVpSRAM™, ensuring minimal latency and maximum throughput.
2. Conformal PHY: A robust physical layer (PHY) engineered for high-speed signal integrity, which integrates smoothly with Arasan's xSPI controller.
3. Comprehensive Software Stack: An extensive firmware and software package designed to accelerate time-to-market and ensure harmonious interaction between hardware and software components.

Arasan, a long-standing member of JEDEC, boasts a diverse portfolio of solid-storage IPs extending beyond PSRAM IP, including Sureboot™ eMMC IP, SD Card IP, UFS IP, ONFI NAND Flash IP, and standalone xSPI IP.

Availability and Licensing


The Sureboot™ Total 16-bit xSPI + PSRAM IP solution is now available from leading foundries and across multiple nodes. Interested parties can reach out to email protected] for licensing inquiries. Additional product details can be found on Arasan's website at [this link.

About Arasan Chip Systems


Founded in 1995, Arasan Chip Systems has established itself as a premium provider of IP solutions for mobile storage and connectivity interfaces. With a focus on mobile SoCs, Arasan’s innovations cater to a wide spectrum of applications, ranging from 90s PDAs to today’s advanced automotive systems, drones, and IoT devices. To date, over one billion chips have been shipped with Arasan's IP solutions.

About AP Memory


AP Memory (TWSE 6531) is a global semiconductor company specializing in customized memory design and IP solutions. Its product offerings include IoT RAM (IoTRAM™), AI memory solutions (VHM™), and silicon capacitors (S-SiCap™), emphasizing energy-efficient, high-performance applications across various sectors, including mobile communication, wearables, and high-performance computing.

Topics Consumer Technology)

【About Using Articles】

You can freely use the title and article content by linking to the page where the article is posted.
※ Images cannot be used.

【About Links】

Links are free to use.